Rev 24 | Rev 134 | Go to most recent revision | Show entire file | Ignore whitespace | Details | Blame | Last modification | View Log | RSS feed
Rev 24 | Rev 41 | ||
---|---|---|---|
Line 124... | Line 124... | ||
124 | SSP_InitTypeDef SSP_InitStructure; |
124 | SSP_InitTypeDef SSP_InitStructure; |
125 | WIU_InitTypeDef WIU_InitStructure; |
125 | WIU_InitTypeDef WIU_InitStructure; |
126 | // enable APB clock for SPI1 |
126 | // enable APB clock for SPI1 |
127 | SCU_APBPeriphClockConfig(__SSP1 ,ENABLE); |
127 | SCU_APBPeriphClockConfig(__SSP1 ,ENABLE); |
128 | // configure P5.4 -> SD-CS as an output pin |
128 | // configure P5.4 -> SD-CS as an output pin |
- | 129 | GPIO_StructInit(&GPIO_InitStructure); |
|
129 | GPIO_InitStructure.GPIO_Direction = GPIO_PinOutput; |
130 | GPIO_InitStructure.GPIO_Direction = GPIO_PinOutput; |
130 | GPIO_InitStructure.GPIO_Pin = GPIO_Pin_4; |
131 | GPIO_InitStructure.GPIO_Pin = GPIO_Pin_4; |
131 | GPIO_InitStructure.GPIO_Type = GPIO_Type_PushPull ; |
132 | GPIO_InitStructure.GPIO_Type = GPIO_Type_PushPull ; |
132 | GPIO_InitStructure.GPIO_IPConnected = GPIO_IPConnected_Disable; |
133 | GPIO_InitStructure.GPIO_IPConnected = GPIO_IPConnected_Disable; |
133 | GPIO_InitStructure.GPIO_Alternate = GPIO_OutputAlt1; |
134 | GPIO_InitStructure.GPIO_Alternate = GPIO_OutputAlt1; |
134 | GPIO_Init (GPIO5, &GPIO_InitStructure); |
135 | GPIO_Init (GPIO5, &GPIO_InitStructure); |
135 | // configure P3.4 -> SCK1 and P3.6 -> MOSI1 as an output pin |
136 | // configure P3.4 -> SCK1 and P3.6 -> MOSI1 as an output pin |
- | 137 | GPIO_StructInit(&GPIO_InitStructure); |
|
136 | GPIO_InitStructure.GPIO_Direction = GPIO_PinOutput; |
138 | GPIO_InitStructure.GPIO_Direction = GPIO_PinOutput; |
137 | GPIO_InitStructure.GPIO_Pin = GPIO_Pin_4 | GPIO_Pin_6; |
139 | GPIO_InitStructure.GPIO_Pin = GPIO_Pin_4 | GPIO_Pin_6; |
138 | GPIO_InitStructure.GPIO_Type = GPIO_Type_PushPull ; |
140 | GPIO_InitStructure.GPIO_Type = GPIO_Type_PushPull ; |
139 | GPIO_InitStructure.GPIO_IPConnected = GPIO_IPConnected_Enable; |
141 | GPIO_InitStructure.GPIO_IPConnected = GPIO_IPConnected_Enable; |
140 | GPIO_InitStructure.GPIO_Alternate = GPIO_OutputAlt2; |
142 | GPIO_InitStructure.GPIO_Alternate = GPIO_OutputAlt2; |
141 | GPIO_Init (GPIO3, &GPIO_InitStructure); |
143 | GPIO_Init (GPIO3, &GPIO_InitStructure); |
142 | // configure P3.5 <- MISO1 as an input pin |
144 | // configure P3.5 <- MISO1 as an input pin |
- | 145 | GPIO_StructInit(&GPIO_InitStructure); |
|
143 | GPIO_InitStructure.GPIO_Direction = GPIO_PinInput; |
146 | GPIO_InitStructure.GPIO_Direction = GPIO_PinInput; |
144 | GPIO_InitStructure.GPIO_Pin = GPIO_Pin_5; |
147 | GPIO_InitStructure.GPIO_Pin = GPIO_Pin_5; |
145 | GPIO_InitStructure.GPIO_Type = GPIO_Type_PushPull; |
148 | GPIO_InitStructure.GPIO_Type = GPIO_Type_PushPull; |
146 | GPIO_InitStructure.GPIO_IPConnected = GPIO_IPConnected_Enable; |
149 | GPIO_InitStructure.GPIO_IPConnected = GPIO_IPConnected_Enable; |
147 | GPIO_InitStructure.GPIO_Alternate = GPIO_InputAlt1; |
150 | GPIO_InitStructure.GPIO_Alternate = GPIO_InputAlt1; |
Line 154... | Line 157... | ||
154 | SSP_InitStructure.SSP_CPHA = SSP_CPHA_1Edge; |
157 | SSP_InitStructure.SSP_CPHA = SSP_CPHA_1Edge; |
155 | SSP_InitStructure.SSP_CPOL = SSP_CPOL_Low; |
158 | SSP_InitStructure.SSP_CPOL = SSP_CPOL_Low; |
156 | // Set Baud Rate (Prescaler) |
159 | // Set Baud Rate (Prescaler) |
157 | // bit rate is BRCLK/SSP_ClockPrescaler/(1+SSP_ClockRate)) |
160 | // bit rate is BRCLK/SSP_ClockPrescaler/(1+SSP_ClockRate)) |
158 | // With MSCLK = 48MHz/2 = BRCLK we get for the SPICLK = 24Mhz / 8 / (1+5) = 500 kHz |
161 | // With MSCLK = 48MHz/2 = BRCLK we get for the SPICLK = 24Mhz / 8 / (1+5) = 500 kHz |
159 | SSP_InitStructure.SSP_ClockRate = 14; //5 |
162 | SSP_InitStructure.SSP_ClockRate = 5; //5 |
160 | SSP_InitStructure.SSP_ClockPrescaler = 8; |
163 | SSP_InitStructure.SSP_ClockPrescaler = 8; |
161 | SSP_Init(SSP1, &SSP_InitStructure); |
164 | SSP_Init(SSP1, &SSP_InitStructure); |
162 | SSC_Disable(); |
165 | SSC_Disable(); |
163 | SSP_Cmd(SSP1, ENABLE); |
166 | SSP_Cmd(SSP1, ENABLE); |