Rev 70 | Details | Compare with Previous | Last modification | View Log | RSS feed
| Rev | Author | Line No. | Line |
|---|---|---|---|
| 1 | ingob | 1 | |
| 2 | #ifndef __91x_CONF_H |
||
| 173 | ingob | 3 | #define __91x_CONF_H |
| 1 | ingob | 4 | |
| 5 | /* To work in buffered mode just decomment the following line */ |
||
| 6 | |||
| 7 | //#define Buffered |
||
| 8 | |||
| 9 | /* Comment the line below to put the library in release mode */ |
||
| 10 | //#define DEBUG |
||
| 11 | |||
| 12 | #define _RCLK_Divisor SCU_RCLK_Div1 // Reference clock divisor |
||
| 13 | #define _HCLK_Divisor SCU_HCLK_Div1 // ARM high speed bus divisor |
||
| 14 | #define _PCLK_Divisor SCU_PCLK_Div1 // ARM Peripheral bus divisor |
||
| 15 | #define _FMICLK_Divisor SCU_FMICLK_Div2 // FMI divisor |
||
| 16 | /************************* AHBAPB *************************/ |
||
| 17 | //#define _AHBAPB |
||
| 18 | //#define _AHBAPB0 |
||
| 19 | //#define _AHBAPB1 |
||
| 20 | /************************* VIC *************************/ |
||
| 21 | #define _VIC |
||
| 22 | #define _VIC0 |
||
| 23 | #define _VIC1 |
||
| 24 | /************************* DMA *************************/ |
||
| 25 | //#define _DMA |
||
| 26 | //#define _DMA_Channel0 |
||
| 27 | //#define _DMA_Channel1 |
||
| 28 | //#define _DMA_Channel2 |
||
| 29 | //#define _DMA_Channel3 |
||
| 30 | //#define _DMA_Channel4 |
||
| 31 | //#define _DMA_Channel5 |
||
| 32 | //#define _DMA_Channel6 |
||
| 33 | //#define _DMA_Channel7 |
||
| 34 | |||
| 35 | /************************* EMI *************************/ |
||
| 36 | //#define _EMI |
||
| 37 | //#define _EMI_Bank0 |
||
| 38 | //#define _EMI_Bank1 |
||
| 39 | //#define _EMI_Bank2 |
||
| 40 | //#define _EMI_Bank3 |
||
| 41 | /************************* FMI *************************/ |
||
| 42 | #define _FMI |
||
| 43 | /************************* WIU *************************/ |
||
| 41 | ingob | 44 | #define _WIU |
| 1 | ingob | 45 | /************************* TIM *************************/ |
| 46 | #define _TIM |
||
| 47 | #define _TIM0 |
||
| 48 | #define _TIM1 |
||
| 49 | #define _TIM2 |
||
| 50 | #define _TIM3 |
||
| 51 | /************************* GPIO ************************/ |
||
| 52 | #define _GPIO |
||
| 53 | #define _GPIO0 |
||
| 54 | #define _GPIO1 |
||
| 55 | #define _GPIO2 |
||
| 56 | #define _GPIO3 |
||
| 57 | #define _GPIO4 |
||
| 58 | #define _GPIO5 |
||
| 59 | #define _GPIO6 |
||
| 60 | #define _GPIO7 |
||
| 61 | #define _GPIO8 |
||
| 62 | #define _GPIO9 |
||
| 63 | /************************* RTC *************************/ |
||
| 64 | //#define _RTC |
||
| 65 | /************************* SCU *************************/ |
||
| 66 | #define _SCU |
||
| 67 | /************************* MC **************************/ |
||
| 68 | //#define _MC |
||
| 69 | /************************* UART ************************/ |
||
| 70 | #define _UART |
||
| 71 | #define _UART0 |
||
| 72 | #define _UART1 |
||
| 73 | #define _UART2 |
||
| 74 | /************************* SSP *************************/ |
||
| 75 | #define _SSP |
||
| 76 | #define _SSP0 |
||
| 77 | #define _SSP1 |
||
| 78 | /************************* CAN *************************/ |
||
| 79 | //#define _CAN |
||
| 80 | /************************* ADC *************************/ |
||
| 81 | //#define _ADC |
||
| 82 | /************************* WDG *************************/ |
||
| 83 | //#define _WDG |
||
| 84 | /************************* I2C *************************/ |
||
| 85 | #define _I2C |
||
| 86 | //#define _I2C0 |
||
| 87 | #define _I2C1 |
||
| 88 | |||
| 89 | /************************ ENET *************************/ |
||
| 90 | //#define _ENET |
||
| 91 | /************************ USB *************************/ |
||
| 92 | #define _USB |
||
| 93 | |||
| 94 | |||
| 95 | |||
| 96 | #endif /* __91x_CONF_H */ |
||
| 97 | |||
| 98 | /******************* (C) COPYRIGHT 2006 STMicroelectronics *****END OF FILE****/ |