Rev 101 | Go to most recent revision | Show entire file | Ignore whitespace | Details | Blame | Last modification | View Log | RSS feed
Rev 101 | Rev 102 | ||
---|---|---|---|
Line 9... | Line 9... | ||
9 | extern volatile unsigned char CompInterruptFreigabe; |
9 | extern volatile unsigned char CompInterruptFreigabe; |
Line 10... | Line 10... | ||
10 | 10 | ||
11 | void Blc(void); |
11 | void Blc(void); |
Line 12... | Line 12... | ||
12 | void Manuell(void); |
12 | void Manuell(void); |
13 | 13 | ||
14 | // anselm test von valbas |
14 | // anselm |
15 | /* |
15 | /* |
16 | #define COM1A ((0 << COM1A0) | (1 << COM1A1)) // COM1A-> OC1A non inverting mode |
16 | #define COM1A ((0 << COM1A0) | (1 << COM1A1)) // COM1A-> OC1A non inverting mode |
Line 53... | Line 53... | ||
53 | 53 | ||
54 | // #define PWM_C_ON {TCCR2 = 0x41; if(PPM_Betrieb) { TCCR1A = 0xA1;DDRB = 0x0A;} else { TCCR1A = 0x81; DDRB = 0x0E;}} |
54 | // #define PWM_C_ON {TCCR2 = 0x41; if(PPM_Betrieb) { TCCR1A = 0xA1;DDRB = 0x0A;} else { TCCR1A = 0x81; DDRB = 0x0E;}} |
55 | // #define PWM_B_ON {TCCR2 = 0x41; if(PPM_Betrieb) { TCCR1A = 0xA1;DDRB = 0x0C;} else { TCCR1A = 0x21; DDRB = 0x0E;}} |
55 | // #define PWM_B_ON {TCCR2 = 0x41; if(PPM_Betrieb) { TCCR1A = 0xA1;DDRB = 0x0C;} else { TCCR1A = 0x21; DDRB = 0x0E;}} |
Line 56... | Line 56... | ||
56 | // #define PWM_A_ON {TCCR2 = 0x61; if(PPM_Betrieb) { TCCR1A = 0xA1;DDRB = 0x08;} else { TCCR1A = 0x01; DDRB = 0x0E;}} |
56 | // #define PWM_A_ON {TCCR2 = 0x61; if(PPM_Betrieb) { TCCR1A = 0xA1;DDRB = 0x08;} else { TCCR1A = 0x01; DDRB = 0x0E;}} |
57 | 57 | ||
58 | #define PWM_C_ON {TCCR1A = 0xA1; TCCR2 = 0x61; DDRB = 0x02;} |
58 | #define PWM_C_ON {TCCR1A = 0x81; TCCR2 = 0x41; DDRB = 0x0E;} |
Line 59... | Line 59... | ||
59 | #define PWM_B_ON {TCCR1A = 0xA1; TCCR2 = 0x61; DDRB = 0x04;} |
59 | #define PWM_B_ON {TCCR1A = 0x21; TCCR2 = 0x41; DDRB = 0x0E;} |
60 | #define PWM_A_ON {TCCR1A = 0xA1; TCCR2 = 0x61; DDRB = 0x08;} |
60 | #define PWM_A_ON {TCCR1A = 0x01; TCCR2 = 0x61; DDRB = 0x0E;} |
61 | 61 |