Subversion Repositories BL-Ctrl

Rev

Rev 101 | Show entire file | Ignore whitespace | Details | Blame | Last modification | View Log | RSS feed

Rev 101 Rev 102
Line 9... Line 9...
9
extern volatile unsigned char CompInterruptFreigabe;
9
extern volatile unsigned char CompInterruptFreigabe;
10
 
10
 
11
void Blc(void);
11
void Blc(void);
12
void Manuell(void);
12
void Manuell(void);
13
 
13
 
14
// anselm test von valbas
14
// anselm
15
/*
15
/*
16
#define COM1A           ((0 << COM1A0) | (1 << COM1A1))         // COM1A-> OC1A non inverting mode
16
#define COM1A           ((0 << COM1A0) | (1 << COM1A1))         // COM1A-> OC1A non inverting mode
17
#define COM1B           ((0 << COM1B0) | (1 << COM1B1))         // COM1B-> OC1B non inverting mode
17
#define COM1B           ((0 << COM1B0) | (1 << COM1B1))         // COM1B-> OC1B non inverting mode
18
#define COM2            ((0 << COM20) | (1 << COM21))           // COM2-> OC2 non inverting mode
18
#define COM2            ((0 << COM20) | (1 << COM21))           // COM2-> OC2 non inverting mode
19
 
19
 
Line 53... Line 53...
53
 
53
 
54
// #define PWM_C_ON  {TCCR2  = 0x41; if(PPM_Betrieb) { TCCR1A = 0xA1;DDRB = 0x0A;} else { TCCR1A = 0x81; DDRB = 0x0E;}} 
54
// #define PWM_C_ON  {TCCR2  = 0x41; if(PPM_Betrieb) { TCCR1A = 0xA1;DDRB = 0x0A;} else { TCCR1A = 0x81; DDRB = 0x0E;}} 
55
// #define PWM_B_ON  {TCCR2  = 0x41; if(PPM_Betrieb) { TCCR1A = 0xA1;DDRB = 0x0C;} else { TCCR1A = 0x21; DDRB = 0x0E;}} 
55
// #define PWM_B_ON  {TCCR2  = 0x41; if(PPM_Betrieb) { TCCR1A = 0xA1;DDRB = 0x0C;} else { TCCR1A = 0x21; DDRB = 0x0E;}} 
56
// #define PWM_A_ON  {TCCR2  = 0x61; if(PPM_Betrieb) { TCCR1A = 0xA1;DDRB = 0x08;} else { TCCR1A = 0x01; DDRB = 0x0E;}} 
56
// #define PWM_A_ON  {TCCR2  = 0x61; if(PPM_Betrieb) { TCCR1A = 0xA1;DDRB = 0x08;} else { TCCR1A = 0x01; DDRB = 0x0E;}} 
57
 
57
 
58
#define PWM_C_ON  {TCCR1A = 0xA1; TCCR2  = 0x61; DDRB = 0x02;} 
58
#define PWM_C_ON  {TCCR1A = 0x81; TCCR2  = 0x41; DDRB = 0x0E;} 
59
#define PWM_B_ON  {TCCR1A = 0xA1; TCCR2  = 0x61; DDRB = 0x04;}
59
#define PWM_B_ON  {TCCR1A = 0x21; TCCR2  = 0x41; DDRB = 0x0E;}
60
#define PWM_A_ON  {TCCR1A = 0xA1; TCCR2  = 0x61; DDRB = 0x08;}
60
#define PWM_A_ON  {TCCR1A = 0x01; TCCR2  = 0x61; DDRB = 0x0E;}
61
 
61
 
62
 
62
 
63
// #define PWM_C_ON  {TCCR1A = 0x82; TCCR2  = 0x41; PORTB &= ~0x04; DDRB = 0x0E;} 
63
// #define PWM_C_ON  {TCCR1A = 0x82; TCCR2  = 0x41; PORTB &= ~0x04; DDRB = 0x0E;} 
64
// #define PWM_B_ON  {TCCR1A = 0x22; TCCR2  = 0x41; PORTB &= ~0x02; DDRB = 0x0E;}
64
// #define PWM_B_ON  {TCCR1A = 0x22; TCCR2  = 0x41; PORTB &= ~0x02; DDRB = 0x0E;}
65
// #define PWM_A_ON  {TCCR1A = 0x02; TCCR2  = 0x61; PORTB &= ~0x06; DDRB = 0x0E;}
65
// #define PWM_A_ON  {TCCR1A = 0x02; TCCR2  = 0x61; PORTB &= ~0x06; DDRB = 0x0E;}