Subversion Repositories Projects

Rev

Go to most recent revision | Details | Last modification | View Log | RSS feed

Rev Author Line No. Line
1199 - 1
/****************************************************************************
2
 *   Copyright (C) 2011 by Claas Anders "CaScAdE" Rathje                    *
3
 *   admiralcascade@gmail.com                                               *
4
 *   Project-URL: http://www.mylifesucks.de/oss/c-epilepsy/                 *
5
 *                                                                          *
6
 *   This program is free software; you can redistribute it and/or modify   *
7
 *   it under the terms of the GNU General Public License as published by   *
8
 *   the Free Software Foundation; either version 2 of the License.         *
9
 *                                                                          *
10
 *   This program is distributed in the hope that it will be useful,        *
11
 *   but WITHOUT ANY WARRANTY; without even the implied warranty of         *
12
 *   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the          *
13
 *   GNU General Public License for more details.                           *
14
 *                                                                          *
15
 *   You should have received a copy of the GNU General Public License      *
16
 *   along with this program; if not, write to the                          *
17
 *   Free Software Foundation, Inc.,                                        *
18
 *   59 Temple Place - Suite 330, Boston, MA  02111-1307, USA.              *
19
 ****************************************************************************/
20
 
21
#include "timer1.h"
22
 
23
// 16 bit timer
24
// critical for pwm and stuff
25
// periodic uncritical stuff should go to the non-blocking timer0
26
 
27
void timer1_init() {
28
    // CTC Mode
29
    TCCR1B = (1 << WGM12);
30
 
31
    // Prescale 8
32
    TCCR1B &= ~(1 << CS10);
33
    TCCR1B |= (1 << CS11);
34
    TCCR1B &= ~(1 << CS12);
35
 
36
    // Compare every 100us at 20MHz
37
    OCR1A = 250;
38
 
39
    // Compare Interrupt enable
40
    TIMSK1 |= (1 << OCIE1A);
41
}
42
 
43
// every 100us
44
 
45
ISR(TIMER1_COMPA_vect, ISR_BLOCK) {
46
 
47
    // every 100us
48
    led_timer_callback();
49
}